

2

3

SPLIT GATE SOURCE SIDE INJECTION

4

5

ABSTRACT OF THE DISCLOSURE

6

7 Novel memory cells utilize source-side injection, allowing very
8 small programming currents. If desired, to-be-programmed cells
9 are programmed simultaneously while not requiring an unacceptably
10 large programming current for any given programming operation.
11 In one embodiment, memory arrays are organized in sectors with
12 each sector being formed of a single column or a group of columns
13 having their control gates connected in common. In one
14 embodiment, a high speed shift register is used in place of a row
15 decoder to serially shift in data for the word lines, with all
16 data for each word line of a sector being contained in the shift
17 register on completion of its serial loading. In one embodiment,
18 speed is improved by utilizing a parallel loaded buffer register
19 which receives parallel data from the high speed shift register
20 and holds that data during the write operation, allowing the
21 shift register to receive serial loaded data during the write
22 operation for use in a subsequent write operation. In one
23 embodiment, a verification is performed in parallel on all to-be-
24 programmed cells in a column and the bit line current monitored.
25 If all of the to-be-programmed cells have been properly
26 programmed, the bit line current will be substantially zero. If
27 bit line current is detected, another write operation is
28 performed on all cells of the sector, and another verify
29 operation is performed. This write/verify procedure is repeated
30 until verification is successful, as detected or substantially
31 zero, bit line current.

32